Diseño e implementación de una Unidad Aritmética de Coma Flotante (FPU) genérica y fexible

Sequeira-Rojas, Jorge Esteban

2017-08-08T21:44:54Z

Descargar documento

A methodology that measures the DSP performance of a ASP with low-power target applications is presented. Additionally, the timing, area and power synthesis results for an adder, a multiplier and a CORDIC oating point units in Artix 7 FPGA family and 0.13 m technology for single and double precision in various system frequencies, are presented. The pipelined adder achieves a maximum frequency of 350MHz, the multiplier (with a simple Karatsuba signi cand multiplication) reaches 243MHz, and lastly, the standalone CORDIC oating point operator reaches 537MHz.

Proyecto de Graduación (Licenciatura en Ingeniería en Electrónica) Instituto Tecnológico de Costa Rica. Escuela de Ingeniería Electrónica, 2016.

FPU; Karatsuba; CORDIC; Benchmarking; Research Subject Categories::TECHNOLOGY::Electrical engineering, electronics and photonics::Electrical engineering; ASP;